

IDS - 09/01/2006

PTO/SB/08B (08-03)

Approved for use through 07/31/2006. OMB 0651-0031  
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(Use as many sheets as necessary)</i>		<b>Complete if Known</b>	
		Application Number	10/643,050
		Filing Date	08/18/03
		First Named Inventor	James H. Kukula
		Art Unit	2825
Examiner Name	ROSSOSHEK, YELENA		
Attorney Docket Number	SNPS 0504		
Sheet	1	of	1

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
HR	1	"Representing circuits more efficiently in symbolic model checking." Burch, J.R.; Clarke, E.M.; Long, D.E. ACM/IEEE 28th Design Automation Conference, 1991. Publication Date: June 17-21, 1991. On page(s): 403 - 407.	
	2	"Efficient Model Checking by Automated Ordering of Transition Relation Partitions." Daniel Geist, Ilan Beer. Proceedings of the 6th International Conference on Computer Aided Verification. Publication Date: June 21-23, 1994. On page(s): 299-310.	
	3	"Early quantification and partitioned transition relations." Hojati, R.; Krishnan, S.C.; Brayton, R.K. Proceedings, IEEE International Conference on Computer Design (ICCD): VLSI in Computers and Processors, 1996. Publication Date: 7-9 Oct. 1996. On page(s): 12 - 19.	
	4	"Border-Block Triangular Form and Conjunction Schedule in Image Computation." In-Ho Moon, Gary D. Hachtel, Fabio Somenzi. Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design. Publication Date: November 01-03, 2000. On page(s): 73-90.	
	5	"Efficient BDD algorithms for FSM synthesis and verification." R. K. Ranjan, A. Aziz, R. K. Brayton, B. F. Plessier, and C. Pixley. International Workshop for Logic Synthesis, May 1995. Lake Tahoe, CA.	
HR	6	"Implicit state enumeration of finite state machines using BDD's." Touati, H.J., Savoj, H., Lin, B., Brayton, R.K. and Sangiovanni-Vincentelli, A. IEEE International Conference on Computer-Aided Design (ICCAD), 1990. Digest of Technical Papers. Publication Date: 11-15 Nov. 1990. On page(s): 130 - 133.	

Examiner Signature	/Helen Rossoshek/	Date Considered	09/11/2006
--------------------	-------------------	-----------------	------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.